

Docket No. 251383US2CONT

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Takashi YAMADA, et al.

SERIAL NO: New CONT Application

GAU:

FILED: Herewith

EXAMINER:

FOR: SEMICONDUCTOR CHIP HAVING MULTIPLE FUNCTIONAL BLOCKS INTEGRATED IN A SINGLE CHIP  
AND METHOD FOR FABRICATING THE SAME

**INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97**

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

Applicant(s) wish to disclose the following information.

**REFERENCES**

- The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references were provided in previously filed U.S. Application No. 09/995,594, filed November 29, 2001.
- A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**RELATED CASES**

- Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present application. A copy of the patent(s), together with a copy of the claims and drawings of the pending application(s) is attached along with PTO 1449.
- A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**CERTIFICATION**

- Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

**DEPOSIT ACCOUNT**

- Please charge any additional fees for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.

  
\_\_\_\_\_  
Eckhard H. Kuesters

Registration No. 28,870

Customer Number

22850

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 05/03)  
I:\ATTY\KDP\25'S\251383US\251383 IDS.doc

Katherine D. Pauley  
Registration No. 50,607

Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY DOCKET NO. 251383US2CONT		SERIAL NO. New CONT Application	
LIST OF REFERENCES CITED BY APPLICANT		APPLICANT					
		Takashi YAMADA, et al.					
		FILING DATE Herewith		GROUP			
U.S. PATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	AA	6,180,486	01/2001	Leobandung, et al.			
	AB	6,214,653	04/2001	Chen, et al.			
	AC	6,333,532	12/2001	Davari, et al.			
	AD	6,350,653	02/2002	Adkisson, et al.			
	AE	5,894,152	04/13/1999	M. A. JASO, et al.			
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
	AL						
	AM						
	AN						
FOREIGN PATENT DOCUMENTS							
		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION		
					YES	NO	
	AO	10-303385	11/13/98	Japan (w/English Abstract)			x
	AP	8-316431	11/29/96	Japan (w/English Abstract)			x
	AQ	7-106434	04/21/95	Japan (w/English Abstract)			x
	AR	11-238860	08/31/99	Japan (w/English Abstract)			x
	AS	2000-91534	03/31/00	Japan (w/English Abstract)			x
	AT	2000-243944	09/08/00	Japan (w/English Abstract)			x
	AU	8-17694	01/19/96	Japan (w/English Abstract)			x
	AV	11-17001	01/22/99	Japan (w/English Abstract)			x
	AW	2000-269460	09/29/00	Japan (w/English Abstract)			x
	AX	2001-196556	07/19/01	Japan (w/English Abstract)			x
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)							
	AY	Robert HANNON, et al., 2000 Symposium on VLSI Technology Digest of Technical Papers, pages 66-67, "0.25 $\mu$ m MERGED BULK DRAM AND SOI LOGIC USING PATTERNED SOI", June 13, 2000					
	AZ	M. SATO, et al., 2000 Symposium on VLSI Technology Digest of Technical Papers, pages 82-83, "TRANSISTOR ON CAPACITOR (TOC) CELL WITH QUARTER PITCH LAYOUT FOR 0.13 $\mu$ m DRAMS AND BEYOND", June 13, 2000					
					<input type="checkbox"/> Additional References sheet(s) attached		
Examiner					Date Considered		
*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							